Summary

- Introduction
- Power/energy consumption sources in integrated circuits
- Short introduction to embedded cryptosystems
- Side channel attacks based on power analysis
- Countermeasures
- Conclusion & References



A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Introduction: Embedded Cryptosystems

Cryptographic primitives:

• Random numbers generation

• Digital signature

• Hash function

• Encryption

•

Objectives:

- Confidentiality
- Integrity
- Authenticity
- Non-repudiation
- ...

Hardware implementation issues:

- Performances: speed (delay, throughput, ...), low power/energy consumption, size and weight
- Security: protection against attacks
- Cost: device, design

Applications: smart cards, computers, Internet, telecommunications, set-top boxes, data storage, RFID tags, WSN, smart grids. . .

Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Arnaud Tisserand

CNRS, IRISA laboratory, CAIRN research team

ECOFAC 2012 La Colle-sur-Loup, Alpes Maritimes, France May 21th – 25th, 2012



Introduction: Security Aspects



A. Tisserand, CNRS–IRISA–CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Introduction: Side Channel Attacks

Attack: attempt to find, without any knowledge about the secret:

- the message (or parts of the message)
- informations on the message
- the secret (or parts of the secret)

"Old style" side channel attacks:



A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Power Consumption: Components

Power dissipation in CMOS circuits comes from 2 main components:

- static dissipation:
 - sub-threshold conduction through OFF transistors
 - leakage current through P-N junctions
 - \blacktriangleright tunneling current through gate oxide
 - ▶ ...
- dynamic dissipation:
 - charging and discharging of load capacitances (useful + parasitic)
 - short-circuit current

$$P_{\text{total}} = P_{\text{static}} + P_{\text{dynamic}}$$

Power Consumption: Basic Definitions

Instantaneous power:

$$P(t) = i_{DD}(t) V_{DD}$$

Energy over some time interval T:

$$E = \int_0^T i_{DD}(t) \, V_{\rm DD} \, dt$$

Average power over interval T:

$$P_{avg} = rac{E}{T} = rac{1}{T} \, \int_0^T i_{DD}(t) \, V_{
m DD} \, dt$$

Units:

- current A
- voltage V
- power W
- energy J or Wh

DD

MOS Transistor: Logic Model

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Simple logic behavior (\approx switch)





MOS Transistor: Imperfect Switch Simulation



Techno.: 0.25 $\mu{\rm m},~V_{\rm DD}=2.5~V,~W=0.72~\mu{\rm m}, L=0.24~\mu{\rm m},~V_{T_N}\approx 0.37~V$

MOS Transistor: Imperfect Switch



N transistor pull no higher than $V_{\text{DD}} - V_{T_N}$

P transistor pull no lower than $|V_{T_P}|$

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

CMOS Logic

CMOS = complementary MOS

N and P transistors are only used for passing strong signals





A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

circuit:

А

Υ

min

Logic Gate: NAND3 (3-input NAND)



The number of transistors in series is limited (3 to 5)

Logic Gate: NAND2 (2-input not-and)



A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

14/69

16/69

Short-Circuit Current in CMOS Gates

Occurs when both N and P transistors are ON while the input switches



Power reduction solution: use short transition (crisp edges)

Charging and Discharging Load Capacitances

There are capacitances everywhere in the circuit: transistor gate, routing, parasitics...

CMOS gate routing parasitic

Power reduction solutions:

- design small circuits (small transistor, short wires, technology shrinking)
- reduce the activity (algorithms, data coding, sleep mode)
- reduce V_{DD}(without lowering speed)

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Simple Power Consumption Model

Average dynamic power dissipation (no leakage, no short circuit):

$$P = \alpha \times C \times f \times V_{\rm DD}^2$$

where

- α is the activity factor
- *C* is the average switched capacitance (at each cycle)
- *f* is the circuit frequency
- V_{DD} is the supply voltage

Remark: the gate delay is $d = \gamma \times \frac{C \times V_{\rm DD}}{(V_{\rm DD} - V_T)^2} \approx \frac{1}{V_{\rm DD}}$

There are 2 kinds of transitions:

- useful transitions (data switching)
- redundant or parasitic transitions (imperfections)



Transitions

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

18/69

Cryptography: Basic Cyphering

Alice wants to secretly send a message to Bob in such a way Eve (eavesdropper/spy) should have **no** information





Symmetric / Private-Key Cryptography

Analogy



- A : Alice, B : Bob
- \mathcal{M} : plain text/message
- \mathcal{E} : encryption/ciphering algorithm, \mathcal{D} : decryption/deciphering algorithm
- k: secret key to be shared by A and B
- $\mathcal{E}_k(\mathcal{M})$: encrypted text
- $\mathcal{D}_k(\mathcal{E}_k(\mathcal{M}))$: decrypted text
- E : eavesdropper/spy

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Symmetric Cryptography Limitation





A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

22/69

Asymmetric / Public-Key Cryptography



- k: B's public key (known to everyone including E)
- $\mathcal{E}_{k}(\mathcal{M})$: ciphered text
- k': B's private key (must be kept secret)
- $\mathcal{D}_{k'}(\mathcal{E}_k(\mathcal{M}))$: deciphered text

Symmetric or Asymmetric Cryptography?

Private-key or symmetric cryptography:

🙁 simple algorithms

- \implies fast computation
- \implies limited cost (silicon area, energy)
- Second requires a key exchange
- \bigotimes key distribution problem for *n* persons

Public-key or asymmetric cryptography:

- 🙂 no key exchange
- Sonly 2 keys per person (1 private, 1 public)
- 🙂 allows digital signature

S more complex algorithms

- \implies slower computation
- \implies higher cost

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

RSA 768 Attack in December 2009

6 months on 80 parallel computers (\equiv 1500 years for a single computer!)

RSA-768 =

 $\begin{array}{l} 3347807169895689878604416984821269081770479498371376856891\\ 2431388982883793878002287614711652531743087737814467999489 \\ \times \end{array}$

3674604366679959042824463379962795263227915816434308764267 6032283815739666511279233373417143396810270092798736308917

Source: article

http://eprint.iacr.org/2010/006.pdf

Factorization of a 768-bit RSA modulus. Thorsten Kleinjung, Kazumaro Aoki, Jens Franke, Arjen K. Lenstra, Emmanuel Thome, Joppe W. Bos, Pierrick Gaudry, Alexander Kruppa, Peter L. Montgomery, Dag Arne Osvik, Herman te Riele, Andrey Timofeev, and Paul Zimmermann



Notations:

- \mathcal{M} plain text
- \mathcal{E} encryption algorithm
- \mathcal{D} decryption algorithm
- *k* secret key

• $\mathcal{C} = \mathcal{E}_k(\mathcal{M})$ ciphered text

• 🖂 secured zone

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Various Types of Attacks



$\mathsf{EMR} = \mathsf{Electromagnetic}$ radiation

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

25/69

Theoretical Attacks

Side Channel Analysis/Attacks (SCA)



General principle: measure external parameter(s) on running device in order to deduce internal informations

A. Tisserand, CNRS–IRISA–CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Power Consumption Analysis

General principle:

- 1. measure the current i(t) in the cryptosystem
- 2. use those measurements to "deduce" secret informations



What Should be Measured?

Answer: everything that can "enter" and/or "get out" in/from the device

- power consumption
- electromagnetic radiation
- temperature
- sound
- computation time
- number of cache misses
- number and type of error messages
- ...

The measured parameters may provide informations on:

- global behavior (temperature, power, sound...)
- local behavior (EMR, # cache misses...)

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

"Read" the Traces



- algorithm \implies decomposition into steps
- detect loops
 - constant time for the loop iterations
 - non-constant time for the loop iterations

Source: [5] Kocher, Jaffe and Jun. Differential Power Analysis, Crypto99

29/69

Differences & External Signature

An algorithm has a current signature and a time signature:



SPA in Practice

General principle:



Methods: interpretation of the differences in

- control signals
- computation time
- operand values
- ...

Simple Power Analysis (SPA)



Source: [5]

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Limits of the SPA





Important: a small difference may be evaluated has a noise during the measurement \implies traces cannot be distinguished

Question: what can be done when differences are too small?

Answer: use statistics over several traces

Internal State of a Cryptosystem



Notations:

- *t* specific moment during the execution $(t \in \{1, ..., T\})$
- $S = F_{\mathcal{E}}(\mathcal{M}, \mathbf{k}, t)$ internal state of the cryptosystem
- IMPORTANT: S is hidden (secured zone)

Objective: try to discover **b** one element of S (e.g. one bit)

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Differential Power Analysis (DPA) (2/2)

Assume $H = H_{b=0}$, compare \overline{P}_j and the average trace for S_0

Possible comparison results:

- there is no significant difference \implies *H* was incorrect (i.e. $b \neq 0$)
- there is a significant difference at time $t \implies H$ was correct (i.e. b = 0)

Remark: same thing with the other hypothesis

Assume $H = H_{b=1}$, compare \overline{P}_i and the average trace for S_1

Possible comparison results:

- there is no significant difference \implies *H* was incorrect (i.e. $b \neq 1$)
- there is a significant difference at time $t \implies H$ was correct (i.e. b = 1)

Differential Power Analysis (DPA) (1/2)

General principle:

- 1. run the cryptosystem N times
 - ▶ save all plain text messages M_i ($i \in \{1, ..., N\}$)
 - measure all traces P_{ij} $(j \in \{1, ..., T\})$

2. compute the average trace $\overline{P}_j = \frac{1}{N} \sum_{i=1}^{N} P_{ij}$

- 3. select one bit **b** to attack (i.e. find internal **b**)
- 4. split the traces P_{ij} into 2 sets:
 - S_0 the set where b = 0 (all *i* that lead to b = 0)
 - S_1 the set where b = 1 (all *i* that lead to b = 1)
- 5. select a test hypothesis **b**: $H = H_{b=0}$ or $H_{b=1}$
- 6. perform the statistical comparison of the average trace \overline{P}_j with the average trace of S_0 or S_1 (the one that corresponds to H)
- A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

DPA Example



Why does it work?

Answer: thanks to the partitioning S_0 / S_1 w.r.t. *H*

- if hypothesis *H* is incorrect
 - \implies the *N* runs/traces correspond to a bad value of *b*
 - \implies partitioning S_0 / S_1 is random
 - \implies if *N* is large, the global average trace and the partition average trace are close at time j = t
- if hypothesis *H* is correct:
 - \implies the N runs/traces correspond to a good value of **b**
 - \implies partitioning S_0 / S_1 is significant
 - \implies if *N* is large, the global average trace and the partition average trace are different at time j = t because there is a behavior difference between b = 0 and b = 1

Electromagnetic Radiation Analysis (1/2)

General principle: use a probe to measure the EMR



EMR measurement:

- global EMR with a large probe
- local EMR with a microprobe

Remarks on the DPA

- partitioning requires the theoretical value of b for each message \mathcal{M}_i
- N must be large enough in order to:
 - amplify the difference when H is correct
 - \blacktriangleright leads to a random difference when H is incorrect
- knowing t is not necessary to attack, but it helps to reduce the size of the traces (then the cost)
- the difficult point is to determine which *b* to attack!
 - **b** should lead to a measurable difference in the behavior
 - b should have a simple relation with the secret
 - **b** may a single bit or a group of bits
- use advanced and higher order statistical tests
- this attack is very efficient in practice

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Electromagnetic Radiation Analysis (2/2)

EMR analysis methods:

- simple electromagnetic analysis: SEMA
- differential electromagnetic analysis: DEMA

Local EMR analysis may be used to determine internal architecture details, and then select weak parts of the circuit for the attack



 \implies X-Y table





Leakage-Based Differential Power Analysis



45/69

□ 90nm

Source: [7]



TABLE V

S-BOX TRUTH LEAKAGE CURRENT (65-nm TECHNOLOGY, T = 25 °C AND 100 °C)



Fig. 6. Crypto core based on Serpent S-Box.



A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Summary of Leakage Power Attacks

Attack Simulation: Serpent 4×4 S-Box Transform



Countermeasures

Principles for preventing attacks:

- embed additional protection blocks
- modify the original circuit into a secured version
- application levels: circuit, architecture, algorithm, protocol...

Countermeasures:

- electrical shielding
- use uniform computation durations
- use uniform power consumption
- use detection/correction codes (for fault injection attacks)
- provide a random behavior (algorithms, representation, operations...)
- add noise (e.g. useless instructions/computations)
- circuit reconfiguration (algorithms, block location, representation of values...)

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Circuit Logic Styles for Power Uniformization

Countermeasure principle: uniformize circuit activity

Solution based on precharge logic and dual-rail coding:



Solution based on validity line and dual-rail coding:



Important overhead: silicon area and local storage (registers)

49/69

Low-Level Coding and Circuit Activity

Assumptions:

- **b** is a bit (i.e. $b \in \{0,1\}$, logical or mathematical value)
- electrical states for a wire ——— : V_{DD} (logical 1) or GND (logical 0)

Low-level codings of a bit:





A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Countermeasure: Architecture

Increase internal parallelism:

- replace one fast but big operator
- by several instances of a small but slow one



Other current works: use reconfigurable architectures

 $GF(2^m)$ Multipliers with Reduced Activity Variations (1/3)

Collaboration with Danuta Pamula, protection schemes for $GF(2^{233})$.

Classic unprotected multiplier:



Classic protected multiplier:



$GF(2^m)$ Multipliers with Reduced Activity Variations (3/3) **FFT and spectral flatness measure (SFM) analysis**:



53/69

$GF(2^m)$ Multipliers with Reduced Activity Variations (2/3) Mastrovito unprotected multiplier:



Mastrovito protected multiplier:



Typical ECC Computations $E: y^2 = x^3 + 4x + 20$ over GF(1009) points on E: **P**, **Q**= (x, y) or (x, y, z)encryption signature 500 coordinates: $x, y, z \in GF(\cdot)$ GF(p), GF(2^m), t : 160-600 bits etc $k = (k_{t-1}k_{t-2}\ldots k_1k_0)_2 \in \mathbb{N}$ Scalar multiplication operation $[k]\mathbf{P}$ for i from 0 to t-1 do if $k_i = 1$ then $\mathbf{Q} = \text{ADD}(\mathbf{P}, \mathbf{Q})$ $\mathbf{P} = \mathbf{DBL}(\mathbf{P})$ $\mathbf{P} + \mathbf{P}$ Point addition/doubling operations $ADD(\mathbf{P}, \mathbf{Q})$ $DBL(\mathbf{P})$ sequence of finite field operations DBL: $v_1 = z_1^2, v_2 = x_1 - v_1, \dots$ ADD: $w_1 = z_1^2, w_2 = z_1 \times w_1, \dots$ GF(p) or $GF(2^m)$ operations $x \pm v$ $x \times y$ operation modulo large prime (GF(p))or irreducible polynomial $(GF(2^m))$

Basic Power Analysis Attack on ECC



A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Double-Base Number System

Standard radix-2 representation:



Digits: $k_i \in \{0, 1\}$, typical size: $t \in \{160, \dots, 600\}$

Double-Base Number System (DBNS):

$$k = \sum_{j=0}^{n-1} k_j 2^{a_j} 3^{b_j} = \begin{bmatrix} k_{n-1} & \cdots & k_1 & k_0 \\ a_{n-1} & \cdots & a_1 & a_0 \\ b_{n-1} & \cdots & b_1 & b_0 \end{bmatrix} \xrightarrow{n \quad (2,3) - \text{terms}}_{\text{explicit "digits"}}$$

$$a_j, b_j \in \mathbb{N}, \quad k_j \in \{1\} \text{ or } k_j \in \{-1, 1\}, \quad \text{size } n \approx \log t$$

DBNS is a very redundant and sparse representation:

 $1701 = (11010100101)_2$

57/69

Arithmetic Level Countermeasures

Redundant number system =

- a way to improve the performance of some operations
- a way to represent a value with different representations



Important property: $\forall i \quad [R_i(k)]\mathbf{P} = [k]\mathbf{P}$

Proposed solution: use random redundant representations of k

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Randomized DBNS Recoding of the Scalar k



Conclusion

- Side channel attacks are serious threats
- Attacks are more and more efficient (many variants)
- Security analysis is mandatory at all levels (specification, algorithm, operation, implementation)
- Security = trade-off between performances, robustness and cost
- Security = *func*(secret value, attacker capabilities)
- security = computer science + microelectronics + mathematics

Current works examples:

- Methods/tools for automating security analysis
- Circuit reconfiguration (representations, algorithms)
- · Circuits with reduced activity variations
- Representation of numbers with error detection/correction codes
- Design space exploration
- CAD tools with security improvement capabilities

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

References II

F. Koeune and F.-X. Standaert.

A tutorial on physical security and side-channel attacks. In 5th International School on Foundations of Security Analysis and Design (FOSAD), volume 3655 of LNCS, pages 78–108. Springer-Verlag, 2005.

L. Lin and W. Burleson.

Leakage-based differential power analysis (LDPA) on sub-90nm CMOS cryptosystems. In *Proc. IEEE International Symposium on Circuits and Systems (ISCAS)*, pages 252–255, Seattle, WA, USA, May 2008.

D. Pamula and A. Tisserand.

Gf(2^m) finite-field multipliers with reduced activity variations. In 4th International Workshop on the Arithmetic of Finite Fields, pages 1–16, Bochum, Germany, July 2012.

References



Good Books (in French)

Histoire des codes secrets
Simon Singh
1999
Livre de poche





Mathématiques, espionnage et piratage informatique Joan Gomez 2010 Le monde est mathématique, RBA

Good Books (in French)

Cryptographie appliquée

Bruce Schneier 1997, 2ème édition Wiley ISBN: 2–84180–036–9



cours de cryptographie Giles Zémor	Cours de cryptographie
	Gilles Zémor
	2000
	Cassini
	ISBN: 2-84225-020-6
CASSINI	

A. Tisserand, CNRS–IRISA–CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Good Books (in English)

CMOS VLSI Design

A Circuits and Systems Perspective Neil Weste and David Harris 3rd edition, 2004 Addison Wesley ISBN: 0-321-14901-7





Power Analysis Attacks Revealing the Secrets of Smart Cards Stefan Mangard, Elisabeth Oswald and Thomas Popp 2007 Springer ISBN:978-0-387-30857-9

Good Books (in French)

Courbes elliptiques Philippe Guillot 2010 Hermes ISBN: 978-2-7462-2392-9





Micro et nano-électronique Bases, Composants, Circuits Hervé Fanet

Hervé Fanet 2006 Dunod ISBN: 2–10–049141–5

A. Tisserand, CNRS-IRISA-CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures

Good Books (in English)

Handbook of Applied Cryptography

Alfred J. Menezes, Paul C. van Oorschot and Scott A. Vanstone 2001 CRC Press ISBN:0-8493-8523-7 Web: http://cacr.uwaterloo.ca/hac/



The end, some questions ?

Contact:

- mailto:arnaud.tisserand@irisa.fr
- http://people.irisa.fr/Arnaud.Tisserand/
- CAIRN Group http://www.irisa.fr/cairn/
- IRISA Laboratory, CNRS–INRIA–Univ. Rennes 1 6 rue Kérampont, BP 80518, F-22305 Lannion cedex, France

Thank you

A. Tisserand, CNRS–IRISA–CAIRN. Power Analysis and Cryptosystem Security: Attacks and Countermeasures 69/69